ABSTRACT
Partial reconfigurable three-dimensional field programmable gate arrays are promising innovations for meet the demand of implementing embedded systems demonstrating high area efficiency and excellent performance. However, thermal management has become a critical concern in three-dimensional integrated systems; this is because high system temperatures degrade system performance. This study proposes an online thermal-aware task allocation algorithm for minimizing the system temperature under area constraints. In addition, an online thermal-aware swap algorithm is proposed for cooling the system through task reconfiguration for improving the system utilization. The thermal efficiency of the proposed methodology was evaluated using a series of workloads, and impressive results were obtained.
- XILINX, http://www.xilinx.com/, Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency, 2012.Google Scholar
- C. Hong, K. Benkrid, X. Iturbe, A. Ebrahim, and T. Arslan, "Efficient on-chip task scheduler and allocator for reconfigurable operating systems," Embedded Systems Letters, IEEE, vol. 3, no. 3, pp. 85--88, 2011. Google ScholarDigital Library
- T. Marconi, Y. Lu, K. Bertels, and G. Gaydadjiev, "Online hardware task scheduling and placement algorithm on partially reconfigurable devices," in Reconfigurable Computing: Architectures, Tools and Applications, pp. 306--311, Springer, 2008. Google ScholarDigital Library
- P.-H. Yuh, C.-L. Yang, and Y.-W. Chang, "T-trees: A tree-based representation for temporal and three-dimensional floorplanning," ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 14, no. 4, p. 51, 2009. Google ScholarDigital Library
- T. Marconi, Y. Lu, K. Bertels, and G. Gaydadjiev, "3d compaction: A novel blocking-aware algorithm for online hardware task scheduling and placement on 2d partially reconfigurable devices," in Reconfigurable Computing: Architectures, Tools and Applications, pp. 194--206, Springer, 2010. Google ScholarDigital Library
- T.-H. Lin, P. Banerjee, and Y.-W. Chang, "An efficient and effective analytical placer for fpgas," in Proceedings of the 50th Annual Design Automation Conference, p. 10, ACM, 2013. Google ScholarDigital Library
- T.-Y. Lee, N.-Y. Lin, W.-C. Chen, and H. Wu, "An efficient task placement method for reconfigurable fpga systems," in Complex, Intelligent, and Software Intensive Systems (CISIS), 2013 Seventh International Conference on, pp. 451--455, IEEE, 2013. Google ScholarDigital Library
- K. Siozios and D. Soudris, "A novel algorithm for temperature-aware placement and routing on 3d fpgas," in International Conference on VLSI and System-on-Chip, 2008. Google ScholarDigital Library
- A. Gayasen, V. Narayanan, M. Kandemir, and A. Rahman, "Designing a 3-d fpga: Switch box architecture and thermal issues," Very Large Scale Integration (VLSI) Systems, IEEE, vol. 16, pp. 882--893, July 2008. Google ScholarDigital Library
- Y.-W. Wang and Y.-S. Chen, "On-line thermal-aware task management for three-dimensional dynamically partially reconfigurable systems," in Embedded and Real-Time Computing Systems and Applications (RTCSA), 2013 IEEE 19th International Conference on, pp. 111--120, IEEE, 2013.Google Scholar
- J. Li, M. Qiu, J. Hu, and E. H.-M. Sha, "Thermal-aware rotation scheduling for 3d multi-core with timing constraint," in Signal Processing Systems (SIPS), 2010 IEEE Workshop on, pp. 323--326, IEEE, 2010.Google Scholar
- E. McDonald, "Runtime fpga partial reconfiguration," in IEEE Aerospace Conference, pp. 1--7, March 2008.Google Scholar
- S. Jang, D. Wu, M. Jarvin, B. Chan, K. Chung, A. Mishchenko, and R. Brayton, "Smartopt: an industrial strength framework for logic synthesis," in Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays, pp. 237--240, ACM, 2009. Google ScholarDigital Library
Index Terms
Online thermal-aware task placement in three-dimensional field-programmable gate arrays
Recommendations
Reconfigurable Processing With Field Programmable Gate Arrays
ASAP '96: Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and ProcessorsIn-system-programmable, SRAM-based Field Programmable Gate Arrays (FPGAs) can be used to create processors and coprocessors whose internal architecture as well as interconnections can be reconfigured to match the needs of a given application. Exploiting ...
Comments