Chien-Chih Huang
Abstract
Yield is defined as the probability that the circuit under consideration meets with the design specification within the tolerance. Placement with higher correlation coefficients has fewer mismatches and lower variation of capacitor ratio, thus achieving higher yield performance. This study presents a new optimization criterion that quickly determines if the placement is optimal. The optimization criterion leads to the development of the concepts of C-entries and partitioned subarrays which can significantly reduce the searching space for finding the optimal/near-optimal placements on a sufficiently large array size.
- Chen, J.-E., Luo, P.-W., and Wey, C. L. 2009. Yield evaluation of analog placement with arbitrary capacitor ratio. In Proceedings of the 10th International Symposium on Quality of Electronic Design, 179--184. DOI: http://dx.doi.org/10.1109/ISQED.2009.4810290. Google Scholar
Digital Library
- Chen, J.-E., Luo, P.-W., and Wey, C. L. 2010. Placement optimization for yield improvement of switched-capacitor analog integrated circuits. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 29, 2, 313--318. DOI: http://dx.doi.org/10.1109/TCAD.2009.2035587. Google ScholarDigital Library
- Doh, J. S., Kim, D. W., Lee, S. H., Lee, J. B., Park, Y. K., Yoo, M. H., and Kong, J. T. 2005. A unified statistical model for inter-die and intra-die process variation. In Proceedings of the International Conference on Simulation of Semiconductor Processes and Devices. 131--134. DOI: http://dx.doi.org/10.1109/SISPAD.2005.201490.Google Scholar
- Hastings, A. 2000. The Art of Analog Layout. Prentice Hall, Upper Saddle River, NJ.Google Scholar
- Huang, C.-C., Chen, J.-E., Luo, P.-W., and Wey, C. L. 2011. Yield-aware placement optimization for switched-capacitor analog integrated circuits. In Proceedings of the 24th IEEE International SOC Conference. 170--173. DOI: http://dx.doi.org/10.1109/SOCC.2011.6085127.Google Scholar
- Huang, C.-C. To appear. Common-centroid-based unit capacitor placement generation for switched-capacitor integrated circuits, Ph.D. dissertation, Department of Electrical Engineering, National Central University, Jhongli, Taiwan.Google Scholar
- Khalil, D. and Dessouky, M. 2002. Automatic generation of common-centroid capacitor arrays with arbitrary capacitor ratio. In Proceedings of the Conference on Design, Automation and Test in Europe. 576--580. Google ScholarDigital Library
- Khalil, D., Dessouky, M., Bourguet, V., Louerat, M. M., Catheline, A., and Ragai, H. 2005. Evaluation of capacitor ratios in automated accurate common centroid capacitor arrays. In Proceedings of the 6th International Symposium on Quality of Electronic Design. 143--147. DOI: http://dx.doi.org/10.1109/ISQED.2005.54. Google ScholarDigital Library
- Lin, C.-W., Lin, J.-M., Chiu, Y.-C., Huang, C.-P., and Chang, S.-J. 2011. Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits. In Proceedings of the 48rd Annual Design Automation Conference. 528--533. Google ScholarDigital Library
- Liu, J., Dong, S., Hong, X., Wang, Y., He, O., and Goto, S. 2008. Symmetry constraint based on mismatch analysis for analog layout in SOI technology. In Proceedings of the Asia and South Pacific Design Automation Conference. 772--775. DOI: http://dx.doi.org/10.1109/ASPDAC.2008.4484055. Google ScholarDigital Library
- Luo, P.-W., Chen, J.-E., Huang, M.-Y., and Wey, C. L. 2011. Design methodology for yield enhancement of switched-capacitor analog integrated circuits. IEICE Trans. Fund. Electron. Commun. Comput. Sci. E94-A, 1, 352--361.Google ScholarCross Ref
- Luo, P.-W., Chen, J.-E., Wey, C. L., Cheng, L.-C., Chen, J.-J., and Wu, W.-C. 2008. Impact of capacitance correlation on yield enhancement of mixed-signal/analog integrated circuits. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 27, 11, 2097--2101. DOI: http://dx.doi.org/10.1109/TCAD.2008.2006139. Google ScholarDigital Library
- Ma, Q., Young, E. F. Y., and Pun, K. P. 2007. Analog placement with common centroid constraints. In Proceedings of the International Conference on Computer-Aided Design. 579--585. DOI: http://dx.doi.org/10.1109/ICCAD.2007.4397327. Google ScholarDigital Library
- Mcnutt, M. J., Lemarquis, S., and Dunkley, J. L. 1994. Systematic capacitance matching errors and corrective layout procedures. IEEE J. Solid-State Circ. 29, 5, 611--616. DOI: http://dx.doi.org/10.1109/4.284714.Google ScholarCross Ref
- Xiong, J., Zolotov, V., and Lei, H. 2007. Robust extraction of spatial correlation. IEEE Trans. Comput. Aid. Des. Integr. Circ. Syst. 26, 4, 619--631. DOI: http://dx.doi.org/10.1109/TCAD.2006.884403. Google ScholarDigital Library
Index Terms
- Optimal common-centroid-based unit capacitor placements for yield enhancement of switched-capacitor circuits
Recommendations
Performance-Driven Unit-Capacitor Placement of Successive-Approximation-Register ADCs
The performance of many switched-capacitor analog integrated circuits, such as analog-to-digital converters (ADCs) and sample and hold circuits, is directly related to their accurate capacitance ratios. In general, capacitor mismatch can result from two ...
Placement optimization for yield improvement of switched-capacitor analog integrated circuits
Capacitor mismatch can generally result from two sources of error: random mismatch and systematic mismatch. Random mismatch is caused by process variation, while systematic mismatch is mainly due to an asymmetrical layout and processing gradients. A ...
A fully differential comparator-based switched-capacitor ΔΣ modulator
In this brief, a fully differential comparator-based switched-capacitor (CBSC) second-order delta-sigma (ΔΣ) modulator is Presented. To ensure differential operation, the CBSC ΔΣ modulator utilizes a common-mode feedback circuit to balance the pull-up ...
Comments