ABSTRACT
In this paper we introduce Resizable Data Composer-Cache (RDC-Cache). This novel cache architecture operates correctly at sub 500 mV in 65 nm technology tolerating large number of Manufacturing Process Variation induced defects. Based on a smart relocation methodology, RDC-Cache decomposes the data that is targeted for a defective cache way and relocates one or few word to a new location avoiding a write to defective bits. Upon a read request, the requested data is recomposed through an inverse operation. For the purpose of fault tolerance at low voltages the cache size is reduced, however, in this architecture the final cache size is considerably higher compared to previously suggested resizable cache organizations [2][3]. The following three features a) compaction of relocated words, b)ability to use defective words for fault tolerance and c) "linking" (relocating the defective word to any row in the next bank), allows this architecture to achieve far larger fault tolerance in comparison to [2][3]. In high voltage mode, the fault tolerant mechanism of RDC-Cache is turned-off with minimal (0.91%) latency overhead compared to a traditional cache.
- Jaffari, J., Anis, M., "Variability-Aware Bulk-MOS Device Design," Computer-Aided Design of Integrated Circuits and Systems, IEEE TCAD, Feb. 2008. Google ScholarDigital Library
- Argawal, A. et. al. "Process Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture" Solid State Circuits, Transaction on, vol.40, no.9 Sep 2005.Google Scholar
- Wilkerson C. et. al. "Trading off cache Capacity for Reliability to Enable Low Voltage Operation." ISCA 2008. Google ScholarDigital Library
- S.R. Nassif "Modeling and Analysis of manufacturing variation" in Proc. CICC, 2001.Google ScholarCross Ref
- S. Borkar, et. al. "Process Variation and impact on circuits and micro architectures," in Proc DAC 2003 pp 338--342. Google ScholarDigital Library
- S. Mukhopadhyay et. al. "Modeling of Failure Probability and Statistical Design of SRAM Array for Yield Enhancement in NanoScaled CMOS" CADICS DEC 2005. Google ScholarDigital Library
- A. Bhavnagarwala, et. al. "The impact of intrinsic device fluctuation on CMOS SRAM cell stability," IEEE J. Solid-State Circuits vol.36, no.4 pp 658--665 Apr 2001.Google ScholarCross Ref
- H. Mahmoodi, at al. "Modeling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled CMOS," IEEE Trans CAD, 2003.Google Scholar
- J.P. Kulkarni, et. al. "A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM,," IEEE Journal off Solid-state Circuits, Vol. 42, no. 10, pp. 2303--2313, October, 2007.Google ScholarCross Ref
- S.E. Schuster, "Multiple word/bit line redundancy for semiconductor memories," IEEE J. Solid-State Circuits, vol. SC-13, no. 5, pp. 698--703, Oct. 1978.Google ScholarCross Ref
- M. Horiguchi, "Redundancy techniques for high-density DRAMS," in Proc. 2nd IEEE ICISS, Oct. 1997, pp. 22--29.Google Scholar
- J. Kim, et. al., "Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding," Micro-40, December 2007. Google ScholarDigital Library
- M.A. Makhzan (A. Sasan), A. Khajeh, A. Eltawil, F.J. Kurdahi, "Limits on voltage scaling for caches utilizing fault tolerant techniques," Computer Design, 2007. ICCD 2007. 25th International Conference on, vol., no., pp. 488--495, 7-10 Oct. 2007.Google Scholar
- H. Mahmoodi, at al. "Modeling of failure probability and statistical design of sram array for yield enhancement in nano-scaled CMOS," IEEE TCAD, 2003.Google Scholar
- A. Bhavnagarwala et. Al. "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," JSSC, April 2001.Google Scholar
- http://www.eas.asu.edu/~ptm/Google Scholar
- http://www.simplescalar.com/Google Scholar
- http://www.design-reuse.com/news/13813/tsmc-continues-reference-flow-7-0.htmlGoogle Scholar
Index Terms
- A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache)
Recommendations
E < MC2: less energy through multi-copy cache
CASES '10: Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systemsCaches are known to consume a large part of total microprocessor power. Traditionally, voltage scaling has been used to reduce both dynamic and leakage power in caches. However, aggressive voltage reduction causes process-variation-induced failures in ...
An efficient direct mapped instruction cache for application-specific embedded systems
CODES+ISSS '05: Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesisCaches may consume half of a microprocessor's total power and cache misses incur accessing off-chip memory, which is both time consuming and energy costly. Therefore, minimizing cache power consumption and reducing cache misses are important to reduce ...
Security enhancement of cloud servers with a redundancy-based fault-tolerant cache structure
The modern chip multiprocessors are vulnerable to transient faults caused by either on-purpose attacks or system mistakes, especially for those with large and multi-level caches in cloud servers. In this paper, we propose a modified/shared replication ...
Comments