Hui Zeng
Abstract
The introduction of multicore microprocessors in the recent years has made it imperative to use cycleaccurate and full-system simulators in the architecture research community. We introduce MPTLsim - a multicore simulator for the X86 ISA that meets this need. MPTLsim is a uop-accurate, cycle-accurate, full-system simulator for multicore designs based on the X86-64 ISA. MPTLsim extends PTLsim, a publicly available single core simulator, with a host of additional features to support hyperthreading within a core and multiple cores, with detailed models for caches, on-chip interconnections and the memory data flow. MPTLsim incorporates detailed simulation models for cache controllers, interconnections and has built-in implementations of a number of cache coherency protocols.
- Austin, T., et al., "Simplescalar: An Infrastructure for Computer System Modeling", IEEE Computer, February 2002. Google Scholar
Digital Library
- "Using the M5 Simulator", ASPLOS 2008 tutorial slides at http://www.m5sim.org/dist/tutorials/asplos_pres.pdfGoogle Scholar
- Binkert, N., et al., "The M5 Simulator: Modeling Networked Systems", in IEEE Micro, July-Aug. 2006, pp.52--60. Google ScholarDigital Library
- Bochs IA-32 Emulator Project and related documentation at http://bochs.sourceforge.net.Google Scholar
- F. Cazorla, et al. "Dynamically Controlled Resource Allocation in SMT Processors", Proc. MICRO, 2004. Google ScholarDigital Library
- Chidester, M., and George, A., "Parallel Simulation of Chip-Multiprocessor Architectures," ACM Trans. on Modeling and Computer Simulation, vol. 12, no. 3, pp. 176--200, July 2002. Google ScholarDigital Library
- Donald, J., Martonosi, M., "An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation", Computer Architecture Letters, August 2006. Google ScholarDigital Library
- Doweck, J., "Intel Smart Memory Access: Minimizing Latency on Intel Core Microarchitecture", Tech. at Intel, September 2006.Google Scholar
- Emer, J., "A-Sim: A Performance Model Framework", IEEE Computer Magazine, February 2002. Google ScholarDigital Library
- Gupta, A., Culler, D., Singh, P., "Parallel Computer Architectures", published by Morgan-Kaufmann, 1999.Google Scholar
- Li Y., et al., "CMP Design Space Exploration Subject to Physical Constraints", in Proc. of HPCA, 2006.Google Scholar
- Luk, C-K., et al, "Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation", PLDI, 2005. Google ScholarDigital Library
- Web page of the Liberty project at Princeton University: http://liberty.princeton.edu/Software/LSE/Google Scholar
- Marty, M. R. et al. "Multifacet GEMS: General Execution driven Multiprocessor Simulator", tutorial presentation at ISCA 2005, available at: http://www.cs.wisc.edu/gems/Google Scholar
- Nesbit, K., Smith, J., "Data Cache Prefetching Using a Global History Buffer", Proceedings HPCA, 2004. Google ScholarDigital Library
- Bellard, F., "QEMU internals", Technical Report, 2006. http://www.qemu.org/qemu-tech.htmlGoogle Scholar
- Renau, J. et al. "SESC Simulator", http://sesc.sourceforge.netGoogle Scholar
- Web page of the RAMP project at UC Berkeley: http://ramp.eecs.berkeley.edu/index.php?aboutGoogle Scholar
- Sharkey, J., "M-Sim: A Flexible Multithreaded Architectural Simulation Environment", and software distribution available at http://www.cs.binghamton.edu/~m-simGoogle Scholar
- Simics documentation at http://www.virtutech.com/newspress/press/2005/2005pr7.htmlGoogle Scholar
- D. Tullsen, et al. "Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor." in Proc of ISCA, 1996. Google ScholarDigital Library
- Open source and documentation for Valgrind are available at: http://valgrind.org/Google Scholar
- Wenisch, T., et al., "SimFlex: Statistical Sampling of Computer System Simulation", IEEE Micro, Aug. 2006, pp.18--31 Google ScholarDigital Library
- Wang, H., Zhu, X., Peh, L. and Malik, S., "Orion: A Power-Performance Simulator for Interconnection Networks", In Proceedings of MICRO 35, Istanbul, Turkey, November 2002. Google ScholarDigital Library
- Yourst, M., "PTLsim User's Guide and References", and software distribution available at http://www.ptlsim.orgGoogle Scholar
- Yourst, M., "PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator", ISPASS, 2007.Google ScholarCross Ref
- FeS2 Simulator pages at: http://fes2.cs.uiuc.edu/, 2008.Google Scholar
Index Terms
- MPTLsim: a cycle-accurate, full-system simulator for x86-64 multicore architectures with coherent caches
Recommendations
MPTLsim: a simulator for X86 multicore processors
DAC '09: Proceedings of the 46th Annual Design Automation ConferenceCurrent microprocessors are effectively a system-on-a-chip, as they incorporate processing cores, interconnections, shared and private caches and DRAM controllers on a single die. Consequently, it is imperative to have fast and accurate simulation tools ...
Evaluation of Rodinia Codes on Intel Xeon Phi
ISMS '13: Proceedings of the 2013 4th International Conference on Intelligent Systems, Modelling and SimulationHigh performance computing (HPC) is a niche area where various parallel benchmarks are constantly used to explore and evaluate the performance of Heterogeneous computing systems on the horizon. The Rodinia benchmark suite, a collection of parallel ...
Can MIC find its place in the field of PDES?: An Early Performance Evaluation of PDES Simulator on Intel Many Integrated Cores Coprocessor
DS-RT 2015: Proceedings of the 19th International Symposium on Distributed Simulation and Real Time ApplicationsThe widespread utilization of many-core processors offers a good opportunity for Parallel Discrete Events Simulation (PDES) to obtain a better execution performance. As one of the newly introduced many-core processors, the Intel Xeon Phi coprocessor ...
Comments