Houman Zarrabi
ABSTRACT
Employing microsystems with Dynamic Voltage Scaling (DVS) is an effective design solution to alleviate their energy consumption. The importance of such design technique keeps growing as both high-performance and low-energy consumption are simultaneously desirable. Existing Power Management Units (PMUs) that support DVS, mainly rely on the delay models valid for CMOS logic. In this work, we show that this may result into improper design and utilization of microsystems subject to DVS; as interconnect delay has become the dominant fraction of the total delay. In accordance with this design concern, we propose a modified delay model which encompasses the effect of interconnect parasitic components, and is suitable for accurate modeling, design and execution of DVS performed by PMUs in nanometer (nm) technologies. HSPICE simulations confirm that the proposed delay model is much more accurate when predicting the performance of a 4-section global H-Tree clock distribution network subject to voltage scaling. The error on predicted performance from true delays is reduced by up to a factor of 4.
- M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design" Proceedings IEEE Symposium on Low Power Electronics, pp. 8--11, San Diego CA, October 1994.Google Scholar
- Sheets, M., Burghardt, F., Karalar, T., Ammer, J., Chee, Y., Rabaey, J, "A Power-Managed Protocol Processor for Wireless Sensor Networks", Symposium on VLSI Circuits, June 15-17, 2006.Google Scholar
- D. Takashima, et al., "Standby/Active Model Logic for Sub-1V Operating ULSI Memory" , IEEE Journal of Solid State Circuits, Vol 29, pp 441--447, 1994.Google ScholarCross Ref
- Zhai, B., Blaauw, D., Sylvester, D., and Flautner, K., "The limit of dynamic voltage scaling and insomniac dynamic voltage scaling, IEEE Trans. Very Large Scale Integrated Systems, 1239--1252, November 2005. Google ScholarDigital Library
- V. Kursun and E. G. Friedman. Multi-Voltage CMOS Circuit Design, West Sussex, England, John Wiley & Sons Press, 2006.Google Scholar
- Sinha, A., A. P. Chandrakasan, "Dynamic Power Management in Wireless Sensor Networks", IEEE Design and Test of Computers, pp. 62--76, March-April 2001. Google ScholarDigital Library
- Shekhar Borkar, "Design Challenges of Technology Scaling", IEEE Micro, vol. 19, no. 4, pp. 23--29, Jul/Aug, 1999. Google ScholarDigital Library
- P. Zarkesh-Ha, J. A. Davis, and J. D. Meindl, Prediction of Net-Length Distribution for Global Interconnects in a Heterogeneous System-on-a-Chip, IEEE Trans. VLSI, 2000. Google ScholarDigital Library
- Restle, P.J., McNamara, T.G., Webber, D.A., Camporese, P.J., Eng, K.F., Jenkins, K.A., Allen, D.H., Rohn, M.J., Quaranta, M.P., Boerstler, D.W., Alpert, C.J., Carter, C.A., Bailey, R.N., Petrovick, J.G., Krauter, B.L., and McCredie, B.D., "A clock distribution network for microprocessors", IEEE J. Solid--State Circuits, vol. 36, no.5, pp. 792--799, May 2001.Google ScholarCross Ref
- T. Sakurai, Approximation of Wiring Delay in MOS-FET LSI, IEEE Journal of Solid-State Circuits, vol. 4, 1983.Google Scholar
- J. Rabaey, A. Chandrakasan and B. Nikolic. Digital Integrated Circuits: A Design Perspective, 2nd edition, Prentice Hall, 2003. Google ScholarDigital Library
- Zhao, W. and Cao, Y., "New Generation of Predictive Technology Model for Sub-45nm Design Exploration, In Proceedings of IEEE international Symposium on Quality Electronic Design (ISQED), pp. 585--590, 2006. Google ScholarDigital Library
- Predictive Technology Model: www.eas.asu.edu/~ptm/.Google Scholar
- International Technology Roadmap for Semiconductors: www.itrs.net.Google Scholar
Index Terms
- An interconnect-aware delay model for dynamic voltage scaling in NM technologies
Recommendations
Delay and power management of voltage-scaled repeater driven long interconnects
This paper addresses various factors that determine delay and power dissipation of voltage-scaled optimal repeater-chain driven long interconnects. Using SPICE simulation extracted results, an analysis is presented. The analysis shows that by ...
An analysis of interconnect delay minimization by low-voltage repeater insertion
The effect of voltage-scaling on interconnect delay minimization by CMOS-repeater insertion is analyzed. Analytical models are developed to calculate the optimum number of repeaters as function of CMOS supply voltage. The analytically obtained results ...
Compact models and delay computation of sub-threshold interconnect circuits
Ultra-low power designs extensively exploit the sub-threshold region of operation of Complementary metal-oxide semiconductor (CMOS) circuits. Though sub-threshold circuit operation shows huge potential towards satisfying the ultra-low power requirement, ...
Comments