Xiangrong Zhou
Abstract
Increased chip temperature has been known to cause severe reliability problems and to significantly increase leakage power. The register file has been previously shown to exhibit the highest temperature compared to all other hardware components in a modern high-end embedded processor, which makes it particularly susceptible to faults and elevated leakage power. We show that this is mostly due to the highly clustered register file accesses where a set of few registers physically placed close to each other are accessed with very high frequency. We propose compile-time temperature-aware register reallocation methodologies for breaking such groups of registers and to uniformly distribute the accesses to the register file. This is achieved with no performance and no hardware overheads. We show that the underlying problem is NP-hard, and subsequently introduce and evaluate two efficient algorithmic heuristics. Our extensive experimental study demonstrates the efficiency of the proposed methodology.
- Agrawal, B. and Sherwood, T. 2006. Guiding architectural sram models. In Proceedings of the International Conference on Computer Design (ICCD).Google Scholar
- Amrutur, B. and Horowitz, M. 2000. Speed and power scaling of sram's. IEEE J. Solid-State Circ. 35, 2, 175--185.Google ScholarCross Ref
- Atienza, D., Raghavan, P., Ayala, J., Micheli, G. D., Catthoor, F., Verkest, D., and Lopez-Vallejo, M. 2006. Compiler-driven leakage energy reduction in banked register files. Lecture Notes in Computer Science, vol 4148, 107--116. Google ScholarDigital Library
- Babel, L., Kellerer, H., and Kotov, V. 1998. The k-partitioning problem. Math. Meth. Op. Resea. 47, 1, 59--82.Google ScholarCross Ref
- Brooks, D. and Martonosi, M. 2001. Dynamic thermal management for high-performance microprocessors. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). 171--182. Google ScholarDigital Library
- Coffman, E. G. 1976. Computer and Job-Shop Scheduling Theory. John Wiley & Sons Inc.Google Scholar
- Donald, J. and Martonosi, M. 2006. Techniques for multicore thermal management: Classification and new exploration. In Prcoceedings of the International Symposium on Computer Architecture (ISCA). 78--88. Google ScholarDigital Library
- Fisher, J., Faraboschi, P., and Young, C. 2005. Embedded Computing: A VLIW Approach to Architecture, Compilers and Tools. Morgan Kaufmann.Google Scholar
- Gunther, S., Binns, F., Carmean, D., and Hall, J. 2001. Managing the impact of increasing microprocessor power consumption. Intel Techn. J.Google Scholar
- Guthaus, M., Ringenberg, J. S., Ernst, D., Austin, T., Mudge, T., and Brown, R. 2001. Mibench: A free, commercially representative embedded benchmark suite. In Workshop on Workload Characterization (WWC-4). 3--14. Google ScholarDigital Library
- Heo, S., Barr, K., and Asanovic, K. 2003. Reducing power density through activity migration. In Proceedings of the International Symposium on Low-Power Electronics and Design. 217--222. Google ScholarDigital Library
- Kandemir, M., Vijaykrishnan, N., Irwin, M., Ye, W., and Demirkiran, I. 2000. Register relabeling: A post compilation technique for energy reduction. In Proceedings of the Workshop on Compilers and Operating Systems for Low Power (COLP).Google Scholar
- Ku, J., Ozdemir, S., Memik, G., and Ismail, Y. 2005. Thermal management of on-chip caches through power density minimization. In Proceedings of the International Symposium on Microarchitecture (MICRO). 283--293. Google ScholarDigital Library
- Kursun, E., Cher, C., Buyuktosunoglu, A., and Bose, P. 2006. Investigating the effects of task scheduling on thermal behavior. In Proceedings of the Workshop on Temperature-Aware Computer Systems (TACS).Google Scholar
- Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture (MICRO). 330--335. Google ScholarDigital Library
- Li, P., Deng, Y., and Pileggi, L. T. 2005. Temperature-dependent optimization of cache leakage power dissipation. In Proceedings of the International Conference on Computer Design (ICCD). 7--12. Google ScholarDigital Library
- Mahajan, R. 2002. Thermal management of cpus: A perspective on trends, needs and opportunities. In Proceedings of THERMINIC-8.Google Scholar
- Mehta, H., Owens, R. M., Irwin, M. J., Chen, R., and Ghosh, D. 1997. Techniques for low energy software. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). 72--75. Google ScholarDigital Library
- Mukherjee, R. and Memik, S. 2006. Systematic temperature sensor allocation and placement for microprocessors. In Proceedings of the Design Automation Conference (DAC). 542--547. Google ScholarDigital Library
- Narayanan, S., Kandemir, M., and Ozturk, O. 2006. Compiler-directed power density reduction in noc-based multi-core designs. In Proceedings of the Iinternational Symposium on Quality Electronics Design. 570--575. Google ScholarDigital Library
- Patel, K., Lee, W., and Pedram, M. 2007. Active bank switching for temperature control of the register file in a microprocessor. In Proceedings of the Great Lakes Symposium on VLSI Systems (GLSVLSI). 231--234. Google ScholarDigital Library
- Skadron, K., Stan, M., Huang, W., Velusamy, S., Sankaranarayanan, K., and Tarjan, D. 2003. Temperature-aware computer systems: Opportunities and challenges. IEEE Micro 23, 6, 52--61. Google ScholarDigital Library
- Srinivasan, J. and Adve, S. 2003. Predictive dynamic thermal management for multimedia applications. In Proceedings of the International Conference on Supercomputering (ICS). 109--120. Google ScholarDigital Library
- Tarjan, D., Thoziyoor, S., and Jouppi, N. 2006. Cacti 4.0: An integrated cache timing, power and area model. Tech. rep., HP Laboratories Palo Alto.Google Scholar
- Ye, W., Vijaykrishnan, N., Kandemir, M., and Irwin, M. J. 2000. The design and use of simplepower: a cycle-accurate energy estimation tool. In Proceedings of the Design Automation Conference (DAC). 340--345. Google ScholarDigital Library
- Yeh, L. and Chu, R. 2001. Thermal Management of Microelectronic Equipment. American Society of Mechanical Engineers.Google Scholar
- Zhang, Y. 2003. Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects. Tech. rep., CS-2003-05, University of Virginia.Google Scholar
Index Terms
- Temperature-aware register reallocation for register file power-density minimization
Recommendations
Register file partitioning and recompilation for register file power reduction
Register files in modern embedded processors contribute a substantial budget in the energy consumption due to their large switching capacitance and long working time. For some embedded processors, on average 25% of registers account for 83% of register ...
Bypass aware instruction scheduling for register file power reduction
Proceedings of the 2006 LCTES ConferenceSince register files suffer from some of the highest power densities within processors, designers have investigated several architectural strategies for register file power reduction, including "On Demand RF Read" where the register file is read only if ...
Multiple-banked register file architectures
Special Issue: Proceedings of the 27th annual international symposium on Computer architecture (ISCA '00)The register file access time is one of the critical delays in current superscalar processors. Its impact on processor performance is likely to increase in future processor generations, as they are expected to increase the issue width (which implies ...
Comments