Girish V. Varatkar
ABSTRACT
The stochastic sensor network-on-chip (SSNOC) was recently proposed as an effective computational paradigm for jointly achieving energy-efficiency and robustness in nanoscale processes. In this paper, we study the trends in energy-efficiency and robustness exhibited by an SSNOC architecture as the feature size scales from 130nm to 32nm for a PN-code acquisition application. The conventional architecture exhibits a 3 orders-of-magnitude loss in detection probability P_{det} due to process variations in the 130nm and smaller technology nodes. At the 130nm and 90nm nodes, the proposed SSNOC architecture recovers from this performance loss, and exhibits a 2 orders-of-magnitude smaller variation in P_det compared to the conventional architecture. However, for the 65nm and 45nm technology nodes, the SSNOC architecture with assistance from circuit level techniques such as adaptive body bias (ABB) and adaptive supply voltage (ASV) shows a 2-3 order-of-magnitude better detection performance. In addition, the SSNOC architecture with ABB/ASV achieves 22% to 31% energy savings. For the 32nm node, the current version of SSNOC with ABB/ASV is not robust enough and thus motivates the need to explore even more powerful versions of SSNOC.
- W. Zhao, and Y. Cao, "New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration," IEEE Trans. on Electron Devices, vol. 53, Page(s):2816--2823, Nov. 2006.Google Scholar
Cross Ref
- T. Chen, and S. Naffziger, "Comparison of adaptive body bias (ABB) and adaptive supply voltage (ASV) for improving delay and leakage under the presence of process variation," IEEE Trans. VLSI, vol. 11, Oct. 2003. Google ScholarDigital Library
- S. Borkar et. al., "Parameter variations and impact on circuits and microarchitecture," in Proc. of DAC, 2003. Google ScholarDigital Library
- R. Hegde, and N. R. Shanbhag, "Soft digital signal processing," IEEE Trans. on VLSI, vol. 9 pp. 813--823, Dec. 2001. Google ScholarDigital Library
- G. Varatkar et. al., "Sensor Network-On-Chip," in Proc. of Int. Symp. on SOC, Nov. 2007.Google Scholar
- G. Varatkar et. al., "Variation-Tolerant, Low-power PN-Code Acquisition using Stochastic Sensor NOC," in Proc. of ISCAS, May 2008.Google Scholar
- http://www.eas.asu.edu/~ptmGoogle Scholar
- http://nano.stanford.edu/Google Scholar
- P. Huber, Robust Statistics, John Wiley and Sons, 1981.Google Scholar
- Gordon J. R. Povey, ?Spread Spectrum PN Code Acquisition Using Hybrid Correlator Architectures,?Wireless Personal Communications: An Int. Journal, September 1998. Google ScholarDigital Library
- J. Deng, et. al., "Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections," in Proc. of ISSCC,San Francisco, Feb. 2007.Google Scholar
Index Terms
- Trends in energy-efficiency and robustness using stochastic sensor network-on-a-chip
Recommendations
On-chip aging sensor circuits for reliable nanometer MOSFET digital circuits
Accurate performance-degradation monitoring of nanometer MOSFET digital circuits is one of the most critical issues in adaptive design techniques for overcoming the performance degradation due to aging phenomena such as negative bias temperature ...
Scaling trends of on-chip power distribution noise
The design of power distribution networks in high-performance integrated circuits has become significantly more challenging with recent advances in process technologies. As on-chip currents exceed tens of amperes and circuit clock periods are reduced ...
Temperature-adaptive voltage scaling for enhanced energy efficiency in subthreshold memory arrays
Static random access memory (SRAM) circuits optimized for minimum energy consumption typically operate in the subthreshold regime with ultra low-power-supply voltages. Both the read and the write propagation delays of a subthreshold memory circuit are ...
Comments