ABSTRACT
Recently, researchers at Rambus proposed a ring-oscillator example as a challenge problem for analog verification: they asked researchers to identify conditions that will ensure that the oscillator is free from lock-up. We present a solution to this challenge problem. Our approach is primarily pencil-and-paper analysis. We prove properties of the oscillator circuit, and then use numerical computation to determine parameter values for which correct operation is guaranteed. In addition to answering the challenge question, our approach uncovered anomalous behaviors that could cause the circuit to fail to oscillate but that would be hard to detect by standard, simulation-based, design practices.
- K.D. Jones, J.Kim and V. Konrad, "Some 'real world' problems in the analog and mixed signal domains," in Proc. Designing Correct Circuits Apr. 2008.Google Scholar
- S. Gupta, B.H. Krogh and R.A. Rutenbar, "Towards formal verification of analog designs," in Proc. IEEE/ACM Int'l. Conf. Computer Aided Design, Nov. 2004, pp. 210--217. Google ScholarDigital Library
- C. Myers, R. Harrison, et al., "The case for analog circuit verification," in Proc. Workshop on Formal Methods for the Verification of Analog Circuits, Apr. 2005, pp. 41--51.Google Scholar
- W. Hartong, L. Hedrich, and E. Barke, "Model checking algorithms for analog verification," in Proc. 39th ACM/IEEE Design Automation Conference, June 2002, pp. 542--547. Google ScholarDigital Library
- E. Clarke, E. Emerson, and A. Sistla, "Automatic verification of finite-state concurrent systems using temporal logic specifications," ACM Trans. Programming Languages and Systems, vol. 8, no. 2, pp. 244--263, Apr. 1986. Google ScholarDigital Library
- G. Frehse, "PHAVer: Algorithmic verification of hybrid systems past HyTech," in Proc. of the 5th Int'l. Workshop on Hybrid Systems: Computation and Control.hskip 1em plus 0.5em minus 0.4em Springer-Verlag, 2005, pp. 258--273, LNCS 3414. Google ScholarDigital Library
- G. Frehse, B.H. Krogh, and R.A. Rutenbar, "Verifying analog oscillator circuits using forward/backward abstraction refinement," in Proc. of Design Automation and Test Europe, Mar. 2006, pp. 257--262. Google ScholarDigital Library
- S. Little, N. Seegmiller, et al., "Verification of analog/mixed-signal circuits using labeled hybrid petri nets," in Proc. IEEE/ACM Int'l. Conf. on Computer-Aided Design, Nov. 2006, pp. 275--282. Google ScholarDigital Library
- M.H. Zaki, S. Tahar, and G. Bois, "A practical approach for monitoring analog circuits," in Proc. of the 16th ACM Great Lakes Symposium on VLSI, Apr. 2006, pp. 330--335. Google ScholarDigital Library
- M.H. Zaki, G. Al--Sammane, et al., "Combining symbolic simulation and interval arithmatic for the verification of AMS design," in Proc. Formal Methods Computer Aided Design, Nov. 2007, pp. 207--215. Google ScholarDigital Library
- T. Dang, A. Donze, and O. Maler, "Verification of analog and mixed-signal circuits using hybrid system techniques," in Proc. 5th Int'l Conf. Formal Methods Computer Aided Design, Nov. 2004, pp. 21--36.Google ScholarCross Ref
- L. Kronenberg, L. Trajkovic, and W. Mathis, "Analysis of feedback structures and their effect on multiple DC operating points," in Proc. European Circuit Theory and Design Conf., Aug. 1999, pp. 683--686.Google Scholar
- M.W. Hirsch and S. Smale, Differential Equations, Dynamical Systems, and Linear Algebra. San Diego, CA: Academic Press, 1974.Google Scholar
- C.--H. Park and B. Kim, "A low-noise, 900 MHz VCO in 0.6 micron CMOS," IEEE J. Solid--State Circuits, vol. 34, no. 5, pp. 586--591, May 1999.Google ScholarCross Ref
- H. Djahanshahi and C. Salama, "A two--stage differential CCO implementation in submicron CMOS," in Proc. 43rd IEEE Midwest Symp. Circuits and Systems, Aug. 2000, pp. 294--297.Google Scholar
- I. Nissinen, A. Mantyniemi, and J. Kostamovaara, "A CMOS time--to--digital converter based on a ring oscillator for a laser radar," in Proc. 29th European Solid-State Circuits Conference, Sept. 2003, pp. 469--472.Google Scholar
- E. Tatschl--Unterberger, S. Cyrusian, and M. Ruegg, "A 2.5 GHz phase--switching PLL using a supply controlled 2-delay-stage 10 GHz ring oscillator for improved jitter/mismatch," in Proc. IEEE Int'l. Symp. Circuits and Systems, May 2005, pp. 5453--5456.Google Scholar
- P. Heydari and M. Pedram, "Jitter-induced power/ground noise in CMOS PLLs: a design perspective," in Proc. Int'l. Conf. Computer Design, Sept. 2001, pp. 209--213. Google ScholarDigital Library
- A.V. Peterchev, J. Xiao, and S. R. Sanders, "Architecture and IC implementation of a digital VRM controller," IEEE Trans. Power Electronics, vol. 18, no. 1, Part 2, pp. 356--364, Jan. 2003.Google ScholarCross Ref
Index Terms
Verifying start-up conditions for a ring oscillator
Recommendations
Verifying global start-up for a Möbius ring-oscillator
This paper presents the formal verification of start-up for a differential ring-oscillator circuit used in industrial designs. We present an efficient algorithm for finding DC equilibria to establish a condition that ensure the oscillator is free from ...
A Novel Single-Resistance-Controlled Sinusoidal Oscillator Employing Single Operational Transresistance Amplifier
A novel operational transresistance amplifier (OTRA)-based single-resistance-controlled sinusoidal oscillator (SRCO) is proposed. It uses single OTRA, three resistors and two capacitors. To the best knowledge of author, this is the first oscillator ...
A 42/84-GHz multi-ring rotary traveling-wave oscillator design in 0.13-µm BiCMOS
AbstractA multi-ring rotary traveling-wave oscillator (RTWO) is presented. The oscillation frequency of the main RTWO ring is designed for 42-GHz with 2-GHz tunability. Multi-phase signals generated in the main RTWO ring drive doubler circuits to generate ...
Comments