Xiaotong Zhuang
Abstract
Mapping packet processing tasks on network processor micro-engines involves complex tradeoffs that relating to maximizing parallelism and pipelining. Due to an increase in the size of the code store and complexity of the application requirements, network processors are being programmed with heterogeneous threads that may execute code belonging to different tasks on a given micro-engine. Also, most network applications are streaming applications that are typically processed in a pipelined fashion. Thus, the tasks on different micro-engines are pipelined in such a way as to maximize the throughput. Tasks themselves could have different run time performance demands. Traditionally, runtime management involving processor sharing, real-time scheduling etc. is provided by the runtime environment (typically an operating system) using the hardware support for timers and interrupts that allows time slicing the resource amongst the tasks. However, due to stringent performance requirements on network processors (which process packets from very high speed network traffic), neither OS nor hardware mechanisms are typically feasible/available.In this paper, we show that it is very difficult and inefficient for the programmer to meet the constraints of runtime management by coding them statically. Due to the infeasibility of hardware or OS solution (even in the near future), the only choice left is a compiler approach.We propose a complete compiler solution to automatically insert explicit context switch (ctx) instructions provided on the processors so that the execution of programs is better manipulated at runtime to meet their constraints. We show that such an approach is feasible opening new application domains that would need heterogeneous thread programming. Such approaches would in general become important for multi-core processors.
- F. J. Welfeld "Network processing in content inspection applications. ISSS 2001," ISSS 2001, Sep. 2001. Google Scholar
Digital Library
- T.Spalink, S.Karlin, L.Peterson, Y.Gottlieb, "Building a Robust Software-Based Router Using Network Processors," SOSP, Oct. 2001. Google ScholarDigital Library
- J. Wagner and R. Leupers, "C Compiler Design for an Industrial Network Processor", LCTES'01, Jun. 2001. Google ScholarDigital Library
- J. Liu, T. Kong, and F. Chow, "Effective compilation support for variable instruction set architecture", In Proc. PACT'02, Sep. 2002. Google ScholarDigital Library
- L. George, M. Blume, "Taming the IXP Network Processor", PLDI'03, Jun. 2003. Google ScholarDigital Library
- X. Zhuang, S. Pande, "Resolving Register Bank Conflicts for a Network Processor," In Proc. PACT'03, Sep. 2003. Google ScholarDigital Library
- "IXP 1200 Network Processor: Programmer's Reference Manual", Part No. 278304-010. Dec. 2001.Google Scholar
- "IXP 1200 Network Processor Family: Hardware Reference Manual", Part No. 278303-009. Dec. 2001.Google Scholar
- C.L.Liu, J.W.Layland, "Scheduling Algorithms for Multiprogramming in a Hard Real-Time Environment." J. of ACM, 20, pp. 40--61, 1973. Google ScholarDigital Library
- A. Demers, S. Keshav, S. Shenker, "Analysis and simulation of a fair queueing algorithm," In Proc. ACM SIGCOMM, Sep. 1989. Google ScholarDigital Library
- T. Wolf and M. Franklin, "CommBench -- A Telecommunication Benchmark for Network Processors", ISPASS, 2000. Google ScholarDigital Library
- G.Memik, W.H. Mangione-Smith, and W. Hu., "NetBench: A Benchmarking Suite for Network Processors", ICCAD, Nov. 2001. Google ScholarDigital Library
- X. Zhuang, J. Liu, "WRAPS Scheduling and Its Efficient Implementation on Network Processors", HiPC 2002, Dec. 2002. Google ScholarDigital Library
- M. Hicks, P. Kakkar, J. T. Moore, C. A. Gunter, S. Nettles, "PLAN: A Packet Language for Active Networks," ICFP, Sep. 1998. Google ScholarDigital Library
- C.H.Papadimitriou, M.Yannakakis. "Optimization, Approximation and Complexity Classes", J. Computer and System Sciences, Vol.43, 1991.Google Scholar
- D.M.Tullsen, S.J.Eggers, H.M.Levy, "Simultaneous multithreading: Maximizing on-chip parallelism," ISCA'95, Jun. 1995. Google ScholarDigital Library
- R.West, C.Poellabauer, "Analysis of a Window-Constrained Scheduler for Real-Time and Best-Effort Packet Streams," RTSS, 2000. Google ScholarDigital Library
- C.Clark, et.el, "A Hardware Platform for Network Intrusion Detection and Prevention," 3rd Workshop on Network Processor Applications.Google Scholar
- X.Zhuang, S.Pande, "Balancing Register Allocation Across Threads for a Multithreaded Network Processor", PLDI 2004, Jun. 2004. Google ScholarDigital Library
- Michael Chen, X.-F Li, R. Lian, J. Lin, L. Liu, T. Liu and R. Ju, Shangri-La: achieving high performance from compiled network applications while enabling ease of programming, PLDI 2005 Google ScholarDigital Library
- J. Dai, Bo Huang, L. Li and L. Harrison, Automatically partitioning packet processing applications for pipelined architectures, PLDI 2005. Google ScholarDigital Library
Index Terms
- Effective thread management on network processors with compiler analysis
Recommendations
Compiler-Supported Thread Management for Multithreaded Network Processors
Traditionally, runtime management involving CPU sharing, real-time scheduling, etc., is provided by the runtime environment (typically an operating system) using hardware support such as timers and interrupts. However, due to stringent performance ...
C Compiler Design for an Industrial Network Processor
OM '01: Proceedings of the 2001 ACM SIGPLAN workshop on Optimization of middleware and distributed systemsOne important problem in code generation for embedded processors is the design of efficient compilers for ASIPs with application specific architectures. This paper outlines the design of a C compiler for an industrial ASIP for telecom applications. The ...
Compiler supports for VLIW DSP processors with SIMD intrinsics
To sustain growing multimedia workload, modern digital signal processing (DSP) processors are commonly equipped with subword instructions to accelerate signal processing. Besides subword, functional units of very long instruction word (VLIW) DSP ...
Comments