Divyakant Agrawal
Amr El Abbadi
- {1} Intel 915x Chipset Architecture. http://www.intel.com/products/chipsets/915g/index.htm.Google Scholar
- {2} A.G. Ailamaki, D.J. DeWitt, M.D. Hill, and D.A. Wood. DBMSs On a Modern Processor: Where Does Time Go? In Procedings of the 25th International Conference on Very Large Data Bases, pages 266-277, 1999. Google ScholarDigital Library
- {3} Anderson. G. A. and Kain. R. Y. 'A content-addressed memory design for data base applications'. In IEEE International Conference on Parallel Processing, pages 191-195, 1976.Google Scholar
- {4} A. Shatdal, C. Kant, and J. Naughton. Cache Conscious Algorithms for Relational Query Processing. In VLDB, pages 510-512, 1994. Google ScholarDigital Library
- {5} Cypress Semiconductor Corporation. CYNSE10512 Network Search Engine.Google Scholar
- {6} F. Yu, R.H. Katz, and T.V. Lakshman. Gigabit Rate Packet Pattern-Matching Using TCAM. In IEEE ICNP04, 2004. Google ScholarDigital Library
- {7} R. F. Yu. Efficient Multi-Match Packet Classification with TCAM. In IEEE Hot Interconnects 2004, 2004. Google ScholarDigital Library
- {8} G.J. Narlikar, A. Basu, and F. Zane. Coolcams: Power-efficient tcams for forwarding engines. In INFOCOM, 2003.Google Scholar
- {9} Intel Corporation. Intel Pentium IV Processor.Google Scholar
- {10} K.E. Grosspietsch. Associative processors and memories: A survey. IEEE Micro, 12(3), 1992. Google ScholarDigital Library
- {11} N. Bandi, C. Sun, D. Agrawal, and A. El Abbadi. Hardware Acceleration in Commercial Databases: A Case Study of Spatial Operations. In VLDB, 2004. Google ScholarDigital Library
- {12} P. Boncz, S. Manegold, and M.L. Kersten. Database Architecture Optimized for the New Bottleneck: Memory Access. In International Conference on Very Large Data Bases, pages 266-277, 1999. Google ScholarDigital Library
- {13} S. Chen, A. Ailamaki, P.B. Gibbons, and T.C. Mowry. Improving Hash Join Performance through Prefetching. In ICDE, pages 116-127, 2004. Google ScholarDigital Library
- {14} T.M. Chilimbi, M.D. Hill, and J.R. Larus. Cache - Conscious Structure Layout. In Proceedings of ACM SIGPLAN 1999, pages 13-24, 1999. Google ScholarDigital Library
Recommendations
Generic BIST architecture for testing of content addressable memories
IOLTS '11: Proceedings of the 2011 IEEE 17th International On-Line Testing SymposiumMinimal March test algorithms are developed for single-port binary and ternary content addressable memories (CAMs). Based on these test algorithms a built-in-self-test (BIST) architecture for testing of CAMs is proposed. It is an extension of an ...
Modular SRAM-Based Binary Content-Addressable Memories
FCCM '15: Proceedings of the 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing MachinesBinary Content Addressable Memories (BCAMs), also known as associative memories, are hardware-based search engines. BCAMs employ a massively parallel exhaustive search of the entire memory space, and are capable of matching a specific data within a ...
Cascading Content-Addressable Memories
The various methods of connecting multiple content-addressable memory (CAM) devices to form a memory system of larger dimensions are surveyed. They include daisy-chaining CAMs to increase the number of elements and possibly using carry-lookahead logic ...
Comments