Fabrication and Characterization of Ferroelectric Gate Field-Effect Transistor Memory Based on Ferroelectric–Insulator Interface Conduction

, , and

Published 8 November 2006 Copyright (c) 2006 The Japan Society of Applied Physics
, , Citation Bong Yeon Lee et al 2006 Jpn. J. Appl. Phys. 45 8608 DOI 10.1143/JJAP.45.8608

1347-4065/45/11R/8608

Abstract

A new type of ferroelectric gate field-effect transistor (FET) using ferroelectric–insulator interface conduction has been proposed. Drain current flows along the interface between the ferroelectric and insulator layers and requires no semiconductor. The channel region of the FET is composed of a Pt/insulator HfO2/ferroelectric Pb(Zr0.52Ti0.48)O3 (PZT)/Pt/TiO2/SiO2/Si multilayer, and the source and drain areas are formed at the interface of the PZT and HfO2 films. Drain current versus gate voltage characteristics show a clockwise hysteresis loop similar to that for a conventional p-channel transistor. The FET shows that the on/off ratio of the conduction current is within 105 to 106 and that the off-state current is about 10-10 A.

Export citation and abstract BibTeX RIS

10.1143/JJAP.45.8608