Paper
14 March 2012 In-design hierarchical DFM closure for DFM-clean IP
Vikas Tripathi, Jayathi Subramanian, Puneet Sharma, Kuang-Han Chen, Bala Kasthuri, Philippe Hurat, Larry Layton
Author Affiliations +
Abstract
This paper presents the requirements for the Design for Manufacturability (DFM) checks such as lithography, and Chemical and Mechanical Polishing (CMP) at 28nm technology node, and the need to perform these DFM checks, early in the design phase and with minimum overhead. As a result, this reduces the risk of uncovering some DFM issues at the design tape out time when the changes in a design become expensive. Because IP blocks can be targeted to multiple designs, it is a key requirement that the lithography and CMP checks are accurate and designer-friendly and are easily applied at block-level. This paper describes the block-based methodology that allows the IP designers to perform quickly a comprehensive DFM analysis, including lithography and long-range CMP effects. This paper also explains the integration of the DFM checks into the design flow and correlation results between the block and chip-level checks.
© (2012) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Vikas Tripathi, Jayathi Subramanian, Puneet Sharma, Kuang-Han Chen, Bala Kasthuri, Philippe Hurat, and Larry Layton "In-design hierarchical DFM closure for DFM-clean IP", Proc. SPIE 8327, Design for Manufacturability through Design-Process Integration VI, 83270W (14 March 2012); https://doi.org/10.1117/12.916219
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Chemical mechanical planarization

Design for manufacturing

Computer aided design

Lithography

Metals

Copper

Curium

Back to Top