Paper
29 December 1999 Software implementation of MPEG-2 decoder on VLIW media processors
Hiroki Mizosoe, Yoochang Jung, Donglok Kim, Woobin Lee, Yongmin Kim
Author Affiliations +
Proceedings Volume 3970, Media Processors 2000; (1999) https://doi.org/10.1117/12.375240
Event: Electronic Imaging, 2000, San Jose, CA, United States
Abstract
We have implemented software MPEG-2 decoders on two mediaprocessors, Texas Instruments TMS320C80 and Hitachi/Equator Technologies MAP1000, On the TMS320C80, its small instruction cache and inefficient advanced Digital Signal Processor architecture for bitstream parsing resulted in the performance of about twelve frames per second for 5 Mbit/s MPEG-2 bitstreams on a 50-MHz TMS320C80. On the other hand, the MPEG-2 decoder implemented on a 200-MHz MAP1000 achieved real-time performance in decoding of MPML bitstreams. The implementation details, such as tight loops and data flow, are presented. We also compare the architectural features of the two mediaprocessors in performing the MPEG-2 decoding. The instruction set specifically targeted for multimedia processing, better instruction cache utilization, and an independent variable length decoder are among the advantages of MAP1000.
© (1999) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Hiroki Mizosoe, Yoochang Jung, Donglok Kim, Woobin Lee, and Yongmin Kim "Software implementation of MPEG-2 decoder on VLIW media processors", Proc. SPIE 3970, Media Processors 2000, (29 December 1999); https://doi.org/10.1117/12.375240
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Signal processing

Multimedia

Digital signal processing

Video

Data conversion

Video processing

Digital video discs

Back to Top