Compiler-directed physical address generation for reducing dTLB power | IEEE Conference Publication | IEEE Xplore