Chip-level modeling and analysis of electrical masking of soft errors | IEEE Conference Publication | IEEE Xplore