A UML Based System Level Failure Rate Assessment Technique for SoC Designs | IEEE Conference Publication | IEEE Xplore