Design of a fault tolerant 100 Gbits solid-state mass memory for satellites | IEEE Conference Publication | IEEE Xplore