Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link | IEEE Conference Publication | IEEE Xplore