A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits | IEEE Conference Publication | IEEE Xplore