Ultra-low-leakage power-rail ESD clamp circuit in a 65-nm CMOS technology | IEEE Conference Publication | IEEE Xplore