Effects of Temperature and Supply Voltage on SEU- and SET-Induced Errors in Bulk 40-nm Sequential Circuits | IEEE Journals & Magazine | IEEE Xplore