Static and Quasi-Static Drain Current Modeling of Tri-Gate Junctionless Transistor With Substrate Bias-Induced Effects | IEEE Journals & Magazine | IEEE Xplore