Design Optimization and Performance Projections of Double-Gate FinFETs With Gate–Source/Drain Underlap for SRAM Application | IEEE Journals & Magazine | IEEE Xplore