Hardware Efficient Low-Latency Architecture for High Throughput Rate Viterbi Decoders | IEEE Journals & Magazine | IEEE Xplore