Efficient Partial-Parallel Decoder Architecture for Quasi-Cyclic Nonbinary LDPC Codes | IEEE Journals & Magazine | IEEE Xplore