FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder | IEEE Journals & Magazine | IEEE Xplore