Execution cache-based microarchitecture for power-efficient superscalar processors | IEEE Journals & Magazine | IEEE Xplore