Quad DCVS dynamic logic fault modeling and testing | IEEE Conference Publication | IEEE Xplore