An instruction sequence assembling methodology for testing microprocessors | IEEE Conference Publication | IEEE Xplore