Interconnect testing of boards with partial boundary scan | IEEE Conference Publication | IEEE Xplore