An Efficient VLSI Architecture for Nonbinary LDPC Decoders | IEEE Journals & Magazine | IEEE Xplore