40 nm Bit-Interleaving 12T Subthreshold SRAM With Data-Aware Write-Assist | IEEE Journals & Magazine | IEEE Xplore