The map method for synthesis of combinational logic circuits | IEEE Journals & Magazine | IEEE Xplore