Variability-Driven Formulation for Simultaneous Gate Sizing and Postsilicon Tunability Allocation | IEEE Journals & Magazine | IEEE Xplore