CAD flows for chip-package coverification | IEEE Journals & Magazine | IEEE Xplore