An Efficient Algorithm for Generating Complete Test Sets for Combinational Logic Circuits | IEEE Journals & Magazine | IEEE Xplore