Three-dimensional wafer stacking using Cu TSV integrated with 45nm high performance SOI-CMOS embedded DRAM technology | IEEE Conference Publication | IEEE Xplore