Optimizing register binding in FPGAs using simulated annealing | IEEE Conference Publication | IEEE Xplore