A fault-tolerant SDRAM controller based on a dynamically reconfigurable shift register chain | IEEE Conference Publication | IEEE Xplore