Low-latency last-level cache structure based on grouped cores in Chip Multi-Processor | IEEE Conference Publication | IEEE Xplore