A digital bus configuration for a multi-processor system with square pyramid structure | IEEE Conference Publication | IEEE Xplore