An Efficient 10GBASE-T Ethernet LDPC Decoder Design With Low Error Floors | IEEE Journals & Magazine | IEEE Xplore