Area compact 5T portless SRAM cell for high density cache in 65nm CMOS | IEEE Conference Publication | IEEE Xplore