Jitter-reduction and pulse-width-distortion compensation circuits for a 10Gb/s burst-mode CDR circuit | IEEE Conference Publication | IEEE Xplore