Memory-aware circuit overlay NoCs for latency optimized GPGPU architectures | IEEE Conference Publication | IEEE Xplore