Design and performance benchmarking of steep-slope tunnel transistors for low voltage digital and analog circuits enabling self-powered SOCs | IEEE Conference Publication | IEEE Xplore