Fault analysis on two-level (K+1)-valued logic circuits | IEEE Conference Publication | IEEE Xplore