Characterization of traps in scaled NMOS transistors with ultra-thin high-K dielectrics and metal gate electrodes | IEEE Conference Publication | IEEE Xplore