A scalable architecture for low-latency market-data processing on FPGA | IEEE Conference Publication | IEEE Xplore