Jitter-Power minimization of digital frequency synthesis architectures | IEEE Conference Publication | IEEE Xplore